Pareto Points in SRAM Design Using the Sleepy Stack Approach by Park, Jun Cheol & Mooney, Vincent John, III
Pareto Points in SRAM Design Using the Sleepy Stack Approach
Jun Cheol Park and Vincent J. Mooney III
School of Electrical and Computer Engineering
Georgia Institute of Technology, Atlanta, GA 30332
{jcpark, mooney}@ece.gatech.edu
Abstract
Leakage power consumption of current CMOS technology is already a great challenge. ITRS projects that leakage
power consumption may come to dominate total chip power consumption as the technology feature size shrinks.
Leakage is a serious problem particularly for SRAM which occupies large transistor count in most state-of-the-art
chip designs. We propose a novel ultra-low leakage SRAM design which we call “sleepy stack SRAM.” Unlike
many other previous approaches, sleepy stack SRAM can retailogic state during sleep mode, which is crucial for
a memory element. Compared to the best alternative we could find, a 6T SRAM cell with high-Vth transistors, the
sleepy stack SRAM cell with 1.5xVth at 110oC achieves more than 5X leakage power reduction at a cost of 31%
delay increase and 113% area increase. Alternatively, by wideningwordline pass transistors, the sleepy stack
SRAM cell can match the delay of the high-Vth 6T SRAM and still achieve 2.5X leakage power reduction at a cost
of a 139% area penalty.
1 Introduction
Today, power consumption is one of the top concerns of Compleentary Metal Oxide Semiconductor (CMOS)
circuit design. This is not only because of the recent growing demands of mobile applications. Even before
the mobile era, power consumption has been a fundamental problem. To solve the power dissipation problem,
many researchers have proposed different ideas including aplethora at the device level and the architectural level.
However, due to the significant trade-offs possible in power, d lay and area, designers are required to choose
appropriate techniques that satisfy application and product needs.
Although dynamic power is dominant for technologies at 0.18µ and above, leakage (static) power consumption
starts to become a nearly equal partner for technologies below 0.18µ. One of the main contributor to leakage power
consumption of a CMOS circuit is subthreshold leakage current, i.e., the source to drain current when the gate
voltage is smaller than the transistor threshold voltage. Since subthreshold current increases exponentially as the
threshold voltage decreases, deep sub-micron technologies with scaled down threshold voltages will severely suffer
from subthreshold leakage power consumption. In addition to subthreshold leakage, another contributor to leakage
power is gate-oxide leakage power due to the tunneling current through the gate-oxide insulator. Since gate-oxide
thickness will be reduced as the technology decreases, in deep sub-micron technology, gate-oxide leakage power
may be comparable to subthreshold leakage power if not handled properly. In this paper, we focus on subthreshold
leakage power because we assume other techniques will address gate-oxide leakage; for example, high-k dielectric
gate insulators may provide a solution to reduce gate-leakage [1]. Nonetheless, please note that our experimental
results measure power consumption of the non-active periodwhich includes both subthreshold and gate-oxide
leakage power.
Although leakage power consumption is a problem for all CMOScircuits, in this paper we focus on SRAM
because SRAM typically occupies large area and transistor count in a System-on-a-Chip (SoC). Furthermore,
considering an embedded processor example, SRAM accounts for 60% of area and 90% of the transistor count in
Intel XScale [2], and thus may potentially consume large leakage power.
In this paper, we propose the sleepy stack SRAM cell design, which is a mixture of changing the circuit structure
as well as using high-Vth. The sleepy stack technique [3] achieves ultra-large leakage power while maintaining
precise logic state in sleep mode, which may be crucial for a product spending the majority of its time in stand-
by mode. Based on the sleepy stack technique, the sleepy stack SRAM cell design takes advantage of ultra-low
leakage and state saving.
This paper is organized as follows. In Section 2, prior work in low-leakage SRAM design is discussed. In
Section 3, our sleepy stack SRAM cell design approach is proposed. In Section 4 and 5, experimental methodology
and the results are presented. In Section 6, conclusions aregiven.
2 Previous work
Many ideas have been proposed to reduce leakage power consumption of SRAM because SRAM occupies large
area and accounts for large leakage power consumption.
One way to reduce leakage power consumption is to exclusively use high-Vth transistors in the SRAM. This
solution is simple but induces high performance degradation. Azizi et al. observe that in normal programs, most
of the bits in a cache are zeros. Therefore, Azizi et al. propose an Asymmetric-Cell Cache; they use high-Vt
in a subset of transistors in each SRAM cell to save leakage power if the SRAM cell is in the zero state [4].
Although this technique can reduce leakage power at a cost ofincreased delay overheads, if a benchmark uses
mostly non-zero values, leakage power saving is limited.
The forced stack technique achieves leakage power reduction by forcing a stack structure [5]. This technique
breaks down existing transistors into two transistor and takes an advantage of the stack effect, which reduces
leakage power consumption by connecting two or more turned off transistors serially. The forced stack technique
can be applied to memory elements such as a register [6] and/or an SRAM cell [7]. However, delay increase
may occur due to increased resistance, and the largest leakag savings reported under specific conditions is 90%
compared to conventional SRAM in 0.07µ technology [7].
Nii et al. propose Auto-Backgate-Controlled Multi-Threshold CMOS (ABC-MTCMOS) based on the conven-
tional MTCMOS technique, which cuts off logic circuits using high-Vth sleep transistors [8]. By using reverse
source-body bias during sleep mode, ABC-MTCMOS technique can save leakage power while retaining original
state. However, the ABC-MTCMOS technique requires an additional supply voltage throughout the whole SRAM
cell array. Further, large electric fields across gates may affect reliability [9].
Similar to MTCMOS, the gated-Vdd technique separates a logic block fromVdd andGnd rails using sleep
transistors [10]. The gated-Vdd technique achieves low-leakage power consumption mainly from the stack ef-
fect. However, unlike ABC-MTCMOS, which saves state, the conventional gated-Vdd technique loses state in
sleep mode (i.e., when the sleep transistors are turned off). To overcome this problem, Powell et al. propose an
architectural technique which attempts to put cache lines to sleep which do not currently hold valid data [10].
Although the conventional gated-Vdd technique loses the state data when placed in low-power mode, a carefully
sized gate transistor may retain the original data. Agarwalet al. study various retaining conditions including
temperature,Vth, and gate size, and propose Data Retention Gated-Ground Cache (DRG-Cache) [11]. However,
since the virtual-Gnd node does not hold value “0” firmly, the DRG-Cache design is vulnerable, and even a small
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induced charge may change the stored value [7].
Flautner et al. propose the “drowsy cache” technique that scle down the supply voltage during drowsy
mode [12]. This technique can save leakage power by reducingDrain Induced Barrier Lowering (DIBL) of the
short channel devices. The leakage power saving of this technique can be up to 70% [12].
3 Approach
Although previous approaches are effective in some ways, noideal solution for reducing leakage power consump-
tion is yet known. Therefore, designers choose techniques based upon technology, and associated tradeoffs. In
Section 3.1, we introduce our recently proposed low-leakage technique named “sleepy stack.” In Section 3.2, we
then explain our newly proposed “sleepy stack SRAM.”
3.1 Sleepy stack leakage reduction
The sleepy stack technique provides the possibility of choosing a new pareto point considering leakage power
and delay. The sleepy stack technique can achieve 1000X leakag power reduction compared to the forced stack








Figure 1: Sleepy stack inverter active mode (left) and sleepmode (right)
The sleepy stack technique has a combined structure of the forc d stack technique and the sleep transistor
technique. This combined structure may achieve smaller delay overhead than the forced stack technique while
saving state (unlike other sleep transistor techniques [10, 13], which lose state when in sleep mode). The structure
of the sleepy stack approach is shown in Figure 1. The sleepy stack technique divides existing transistors into two
transistors each typically with the same widthW1 half the size of the original single transistor’s widthW2 (i.e.,
W1 = W2/2). Then sleep transistors are added in parallel to one of the transistors in each set of two stacked
transistors. The divided transistors reduce leakage powerusing the stack effect while retaining state. The added
sleep transistors operate similar to the sleep transistorsused in the sleep technique, in which sleep transistors are
turned on during active mode and turned off during sleep mode. During active mode,S=0 andS′=1 are asserted,
and thus all sleep transistors are turned on. Due to the addedsle p transistor, the resistance through the activated
(i.e., “on”) path decreases, and the propagation delay decreases (compared to not adding sleep transistors while
leaving the rest of the circuitry the same, i.e., with stacked transistors). During the sleep mode,S=1 andS′=0 are
asserted, and so both of the sleep transistors are turned off. The stacked transistors in the sleepy stack approach
suppress leakage current.
One huge advantage of the sleepy stack technique over the forc d stack technique is that the sleepy stack
technique can use high-Vth for both the sleep transistors as well as the transistors in parallel with the sleep tran-
sistors [3]. Figure 2 shows results from a chain of 4 inverters, which follows the experimental methodology used
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in [3] while usingVdd = 0.8V and varyingVth. The results are measured at 25oC and 110oC. The delay of
the sleepy stack technique withVth=0.4V andVth=0.42V matches the delay of the forced stack technique with
original threshold voltage (Vth=0.2) at 25oC and 110oC, respectively. The sleepy stack technique achieves 215X
and 103X leakage reduction at 25oC and 110oC, respectively. The sleepy stack technique achieved roughly the
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Figure 2: Results from a chain of 4 inverters while varyingVth






Figure 3: SRAM cell leakage paths
We design an SRAM cell based on the sleepy stack technique. Thconventional 6T SRAM cell consists of
two coupled inverters and twowordline pass transistors as shown in Figure 3. Since the sleepy stacktechnique
can be applied to each transistor separately, the six transistor can be changed individually. However, to balance
current flow (failure of this potentially increases the riskof soft errors [7]), a symmetric design approach is used.
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Pull-down (PD) sleepy stack medium low
Pull-down (PD), wordline (WL) sleepy stack medium high
Pull-up (PU), pull-down (PD) sleepy stack high low
Pull-up (PU), pull-down (PD),
wordline (WL) sleepy stack
high high
It is very important when applying the sleepy stack technique to consider the various leakage paths in the
SRAM cell. The subthreshold leakage current in an SRAM cell is typically categorized into two kinds as shown
in Figure 3: (i) cell leakage current that flows fromVdd to Gnd internal to the cell and (ii)bitline leakage
current that flows frombitline (or bitline’) to Gnd. Thebitline leakage occurs due to precharging of
bitline andbitline’, and thebitline current accounts for 20% of SRAM cell leakage power according
to our experiments. Although an SRAM cell is symmetric, thebitline current andbitline’ current are
different according to the stored value. Thewordline pass transistor connected to the inverter that holds ‘1’
suppresses leakage current thanks to the stack effect between th wordline pass transistor and the turned off
pull-down transistor. However, thewordline pass transistor connected to an SRAM inverter that holds ‘0’
incurs large leakage current.
To address the effect of the sleepy stack technique properly, we consider four combinations of the sleepy stack
SRAM cell as shown in Table 1. In Table 1, “Pull-down sleepy stack” means that the sleepy stack technique
is only applied to the pull-down transistors of an SRAM cell as indicated in Figure 4. “Pull-down,wordline
sleepy stack” means that the sleepy stack technique is applied to the pull-down transistors as well aswordline
transistors. Similarly, “Pull-up, pull-down sleepy stack” means that the sleepy stack technique is applied to the
pull-up transistors and the pull-down transistors of an SRAM cell, and “Pull-up, pull-down,wordline sleepy
stack” means that the sleepy stack technique is applied to all the transistors in an SRAM cell.
The pull-down (PD) sleepy stack can suppress some part of thecell l akage. Meanwhile, pull-up (PU) and pull-
down (PD) sleepy stack can suppress the majority of the cell leakage. However, without applying the sleepy stack
technique to thewordline (WL) transistors,bitline leakage cannot be significantly suppressed. Although
lying in thebitline leakage path, the pull-down sleepy stack is not effective tosuppress bothbitline leakage
paths because one of the pull-down sleepy stacks is always on. Therefore, to suppress subthreshold leakage current
in a SRAM cell fully, PU, PD and WL sleepy stack need to be considere as shown in Figure 4.
The sleepy stack SRAM cell design results in area increase becaus of the increase of the number of transistors.
However, we halve existing transistors and thus the area increase is not directly proportional to the number of
transistors. Unlike the conventional 6T SRAM cell, the sleepy stack SRAM cell requires routing of one or two
extra wires for the sleep control signal. Figure 5 shows a possible layout of the PU, PD, WL sleepy stack SRAM
cell. We only use metal 1 and metal 2 layers for routing because we assume metal layers above metal 2 are reserved
for the global routing. Further, the sleepy stack SRAM cell is designed to abut easily.
4 Experimental methodology
To evaluate the sleepy stack SRAM cell, we mainly use a simulation based methodology utilizing HSPICE. We
compare our technique to (i) using high-Vth transistor as direct replacements for low-Vth transistors (thus main-
taining only 6 transistors in an SRAM cell) and (ii) the forced stack technique [5] because these two techniques are
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Figure 4: Sleepy stack SRAM cell
leakage power savings are limited compared to high-vth transistor technique.
We first layout SRAM cells of each technique including the conventional 6T SRAM cell. Instead of starting
from scratch, we use the CACTI model for the SRAM structure and transistor sizing [14]. We use NCSU Cadence
design kit targeting TSMC 0.18µ technology [15]. By scaling down the 0.18µ layout, we obtain 0.07µ technology
transistor level HSPICE schematics [16], and we design a 64x64bit SRAM cell array.
We estimate area directly from a custom layout using TSMC 0.18µ technology, and we assume the ratios are
maintained after scaling the technology down to 0.07µ technology (we are aware this is not exact, hence the
word “estimate”). We also assume the area of the SRAM cell with h gh-Vth technique is the same as low-Vth.
This assumption is reasonable because high-Vth can be implemented by changing gate oxide thickness, and this
almost does not affect area. We estimate dynamic power, static power and read time of the SRAM cell using
HSPICE simulation with Berkeley Predictive Technology Model targeting 0.07µ technology [17]. The read time
is measured from the time when an enabledwordline reaches 10% of theVdd to the time when eitherbitline
or bitline’ drops to 90% of the precharged voltage value while the other remains high. This 10% voltage
difference betweenbitline andbitline’ is typically enough for a sense amplifier to detect the storedcell
value [4]. Dynamic power of the SRAM array is measured duringthe read operation with 2ns of cycle time.
Static power of the SRAM cell is measured by turning off sleeptransistors if applicable. To avoid leakage power
measurement biased by a majority of ‘1’ versus ‘0’ (or vice-versa) values, half of the cells are randomly set to ‘0,’
with the remaining half of the cells set to ‘1.’
5 Results
We compare the sleepy stack SRAM cell to the conventional 6T SRAM cell, high-Vth 6T SRAM cell and the forced
stack SRAM cell. For the high-Vth technique and the forced stack technique, we consider the sam technique
combinations applied to the sleepy stack SRAM cell as shown in Table 1 on the previous page.
To properly observe the techniques, we compare 13 differentcases as shown in Table 2. Case1 is the conven-
tional 6T SRAM cell, which is our base case. Cases 2, 3, 4 and 5 are 6T SRAM cells with the high-Vth technique.
PD high-Vth is the high-Vth technique applied only to the pull-down transistors. PD, WL high-Vth is the high-Vth
technique applied to the pull-down transistors as well as thewordline transistors. PU, PD high-Vth is the high-
Vth technique applied to the pull-up and pull-down transistors. PU, PD, WL high-Vth is the high-Vth technique
applied to all the SRAM transistors. Cases 6, 7, 8 and 9 are 6T SRAM cells with the forced stack technique [5]. PD
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Figure 5: Sleepy stack SRAM cell layout
stack is the stack technique applied only to the pull-down tra sistors. PD, WL stack is the stack technique applied
to the pull-down transistors as well as thewordline transistors. PU, PD stack is the stack technique applied to
the pull-up and pull-down transistors. PU, PD, WL stack is thestack technique applied to all the SRAM transistors.
Please note that we do not apply high-Vth to the forced stack technique because the forced stack SRAM with high-
Vth incurs more than 2X delay increase. Cases 10, 11, 12 and 13 arethe four sleepy stack SRAM cell approaches
as listed in Table 1. For the sleepy stack, high-Vt is applied only to the sleep transistors and the transistorsparallel
to the sleep transistors as shown in Figure 4.
5.1 Area




Case1 Low-Vth Std 3.825 4.500 17.213 1.00
Case2 PD high-Vth 3.825 4.500 17.213 1.00
Case3 PD, WL high-Vth 3.825 4.500 17.213 1.00
Case4 PU, PD high-Vth 3.825 4.500 17.213 1.00
Case5 PU, PD, WL high-Vth 3.825 4.500 17.213 1.00
Case6 PD stack 3.465 4.680 16.216 0.94
Case7 PD, WL stack 3.465 5.760 19.958 1.16
Case8 PU, PD stack 3.285 4.680 15.374 0.89
Case9 PU, PD, WL stack 3.465 5.760 19.958 1.16
Case10 PD sleepy stack 4.545 5.040 22.907 1.33
Case11 PD, WL sleepy stack 4.455 6.705 29.871 1.74
Case12 PU, PD sleepy stack 5.760 5.040 29.030 1.69
Case13 PU, PD, WL sleepy stack 5.535 6.615 36.614 2.13
Table 2 shows the area of each technique. Please note that theSRAM cells can be reduced further by using
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minimum size transistors, but reducting transistor size increases cell read time. Also note, some SRAM cell
design, e.g., [18] has 8.2µm2 cell size using 0.20µ technology, may have smaller size than our design. However,
[18] achieves 80% of area reduction over the conventional SRAM cell using a non-conventional CMOS process
(while we use a conventioal CMOS process). Furthermore, [18] does not consider area occupied by routing wires
while we consider routing wire area to measure more accuratea ea as shown in Figure 6.
Some SRAM cells with the stack technique show smaller area evn compared to the base case. For example,
the layout of Case8 shown in Figure 7 has smaller area than Case1. Although Case8 has larger width than Case1,
the smaller height of Case8 due to reduced transistor width eventually achieves smaller area than Case1. The
sleepy stack technique increases area by between 33% and 113%. The added sleep transistors are a bottleneck to
reduce the size of the sleepy stack SRAM cells. Further, wiring the sleep control signals makes the design more
complicated as shown inn Figure 5.
Figure 6: Conventional 6-T SRAM cell layout
Figure 7: Forced stack SRAM cell layout
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5.2 Cell read time
Table 3: Cell read time
1xVth 1.5xVth 2xVth 1xVth 1.5xVth 2xVth 1xVth 1.5xVth 2xVth1xVth 1.5xVth 2xVth
Low-Vth Std 1.04E-10 1.05E-10 1.000 1.000
PD high-Vth 1.06E-10 1.08E-10 1.07E-10 1.11E-10 1.022 1.043 1.020 1.061
PD, WL high-Vth 1.16E-10 1.33E-10 1.17E-10 1.32E-10 1.111.280 1.117 1.262
PU, PD high-Vth 1.06E-10 1.10E-10 1.07E-10 1.10E-10 1.022 1.055 1.020 1.048
PU, PD, WL high-Vth 1.15E-10 1.33E-10 1.16E-10 1.32E-10 1.111 1.277 1.110 1.259
PD stack 1.42E-10 1.41E-10 1.368 1.345
PD, WL stack 1.71E-10 1.76E-10 1.647 1.682
PU, PD stack 1.40E-10 1.40E-10 1.348 1.341
PU, PD, WL stack 1.77E-10 1.75E-10 1.704 1.678
PD sleepy stack 1.33E-10 1.36E-10 1.32E-10 1.31E-10 1.276 1.307 1.263 1.254
PD, WL sleepy stack 1.52E-10 1.61E-10 1.50E-10 1.62E-10 1.458 1.551 1.435 1.546
PU, PD sleepy stack 1.33E-10 1.36E-10 1.35E-10 1.38E-10 1.275 1.306 1.287 1.319













Although SRAM cell read time changes slightly as temperature changes, the impact of temperature on the cell
read time is quite small. However, the impact of threshold voltage is large. We apply 1.5xVth and 2xVth for the
high-Vth technique and the sleepy stack technique. As shown in Table 3, the delay penalty of the forced stack
technique is between 35% and 70% compared to the standard 6T cell. his is one of the primary reasons that the
stack technique cannot use high-Vth without incurring dramatic delay increases (e.g., 2X or more delay penalty
is observed using either 1.5xVth or 2xVth). Among the three low-leakage techniques, the sleepy stacktechnique
is the second best in terms of delay. Since we are aware that are and delay are critical factors when designing
SRAM, we will explore area and delay impact using tradeoffs in Section 5.4. However, let us first discuss leakage
reduction (i.e., without yet focusing on tradeoffs, which will be the focus of Section 5.4).
5.3 Leakage power
We measure leakage power while changing threshold voltage and temperature because the impact of threshold
voltage and temperature on leakage power is significant. Table 4 shows normalized leakage power consumption
with two high-Vth values, 1.5xVth and 2xVth, and two temperatures, 25oC and 110oC, where Case1 and the cases
using the stack technique (Cases 6, 7, 8 and 9) are not affected by changingVth because these use only low-Vth.
Table 4: Leakage power
1xVth 1.5xVth 2xVth 1xVth 1.5xVth 2xVth 1xVth 1.5xVth 2xVth 1xVth 1.5xVth 2xVth
Case1 Low-Vth Std 9.71E-05 1.25E-03 1.0000 1.0000
Case2 PD high-Vth 5.31E-05 5.12E-05 7.16E-04 6.65E-04 0.5466 0.5274 0.5711 0.5305
Case3 PD, WL high-Vth 2.01E-05 1.69E-05 3.20E-04 2.33E-04 0.2071 0.1736 0.2555 0.1860
Case4 PU, PD high-Vth 3.68E-05 3.45E-05 5.04E-04 4.42E-04 0.3785 0.3552 0.4022 0.3522
Case5 PU, PD, WL high-Vth 3.79E-06 1.38E-07 1.07E-04 8.19E-06 0.0391 0.0014 0.0857 0.0065
Case6 PD stack 5.38E-05 7.07E-04 0.5541 0.5641
Case7 PD, WL stack 2.15E-05 3.20E-04 0.2213 0.2554
Case8 PU, PD stack 3.75E-05 4.95E-04 0.3862 0.3950
Case9 PU, PD, WL stack 5.39E-06 1.04E-04 0.0555 0.0832
Case10 PD sleepy stack 5.18E-05 5.16E-05 6.62E-04 6.51E-04 0.5331 0.5315 0.5282 0.5192
Case11 PD, WL sleepy stack 1.80E-05 1.77E-05 2.45E-04 2.28E-04 0.1852 0.1827 0.1955 0.1820
Case12 PU, PD sleepy stack 3.54E-05 3.52E-05 4.43E-04 4.31E-04 0.3646 0.3630 0.3534 0.3439



















5.3.1 Results at 25oC
Our results at 25oC show that Case5 is the best with 2xVth and Case13 is the best with 1.5xVth. Specially,
at 1.5xVth, Case5 and Case13 achieve 25X and 60X leakage reduction overCas 1, respectively. However, the
leakage reduction comes with delay increase. The delay penalty is 11% and 45%, respectively, compared to
Case1.
5.3.2 Results at 110oC
Absolute power consumption numbers at 110oC show more than 10X increase of leakage power consumption
compared to the results at 25oC. This could be a serious problem for SRAM because SRAM often resides next to
a microprocessor whose temperature is high.
At 110oC, the sleepy stack technique shows the best result in both 1.5xVth and 2xVth even compared to the
high-Vth technique. The leakage performance degradation under hightemperature is very noticeable with the
high-Vth technique and the forced stack technique. For example, at 25oC the high-Vth technique with 1.5xVth
(Case5) and the forced stack technique (Case9) show around 96% leakage reduction. However, at 110oC the same
techniques show around 91% of leakage power reduction compared to Case1. Only the sleepy stack technique
achieves superior leakage power reduction; after increasing temperature, the sleepy stack SRAM shows 5.1X and
4.8X reductions compared to Case5 and Case9, respectivley,with 1.5xVth.
When the low-leakage techniques are applied only to the pull-down transistors, leakage power reduction is at
most 47% (1.5xVth 110oC) becausebitline leakage cannot be suppressed. However, if the techniques are
applied to thewordline, additional leakage reduction is achieved. The results areimilar in case of techniques
only applied to pull-up and pull-down. Without handlingbitline leakage properly, 65% or more leakage power
reduction cannot be achieved in our simulation result. Althoughbitline leakage is smaller than cell leakage,
withoutbitline leakage reduction, the overall leakage power reduction is limited.
5.4 Tradeoffs in low-leakage techniques
Although the sleepy stack technique shows superior resultsin terms of leakage power, we need to explore area,
delay and power together because the sleepy stack techniquecomes with non-negligible area and delay penalties.
To be compared with the high-Vth technique at the same delay, thewordline and pull-down transistors of the
sleepy stack are increased until the sleepy stack delay is approximately equal to the delay of the 6T high-Vth case.
The results are shown in Table 5 in which “*” means a techniquewith adjusted transistor width. To enhance
readability of tradeoffs, the table is sorted by leakage power. Although we compared four different simulation
conditions, we take the condition with 1.5xVth at 110oC as an important representative technology point at which
to compare the trade-offs between techniques. We choose 110oC because generally SRAM operates at a high
temperature and also because high temperature is the “worstcase.” Furthermore, 1.5xVth is chosen because the
delay with 1.5xVth is 10% less than with 2xVth (the relative areas are approximately equal).
In Table 5, we observe six pareto points, which are in shaded rows, considering three variables of leakage,
delay, and area. Case13 shows the lowest possible leakage, at least 5X smaller than the leakage of any of the prior
approaches considered; however, there is a corresponding delay and area penalty. Case13* shows the same delay
(within 0.2%) as Case5 and is approximately 25% faster than Case13; furthermore, Case13* shows a 2.5X leakage
reduction over Case5. In addition, Case13* is only 11.2% slower than the fastest pareto point, Case1, yet has 29X
less power consumption than Case1. In short, this paper presents new, previously unknown pareto points at the
low-leakage end of the spectrum.
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Table 5: Tradeoffs (1.5xVth, 110oC)







Case1 Low-Vth Std 1.25E-03 1.05E-10 17.21 1.000 1.000 1.000
Case2 PD high-Vth 7.16E-04 1.07E-10 17.21 0.571 1.020 1.000
Case3 PD, WL high-Vth 3.20E-04 1.17E-10 17.21 0.256 1.117 1.000
Case4 PU, PD high-Vth 5.04E-04 1.07E-10 17.21 0.402 1.020 1.000
Case5 PU, PD, WL high-Vth 1.07E-04 1.16E-10 17.21 0.086 1.110 1.000
Case6 PD stack 7.07E-04 1.41E-10 16.22 0.564 1.345 0.942
Case7 PD, WL stack 3.20E-04 1.76E-10 19.96 0.255 1.682 1.159
Case8 PU, PD stack 4.95E-04 1.40E-10 15.37 0.395 1.341 0.893
Case9 PU, PD, WL stack 1.04E-04 1.75E-10 19.96 0.083 1.678 1.159
Case10 PD sleepy stack 6.62E-04 1.32E-10 22.91 0.528 1.263 1.331
Case11 PD, WL sleepy stack 2.45E-04 1.50E-10 29.87 0.196 1.435 1.735
Case12 PU, PD sleepy stack 4.43E-04 1.35E-10 29.03 0.353 1.287 1.687
Case13 PU, PD, WL sleepy stack 2.09E-05 1.52E-10 36.61 0.017 1.450 2.127
Case10* PD sleepy stack* 6.74E-04 1.15E-10 25.17 0.538 1.102 1.463
Case11* PD, WL sleepy stack* 2.72E-04 1.16E-10 34.40 0.217 1.111 1.998
Case12* PU, PD sleepy stack* 4.53E-04 1.15E-10 31.30 0.362 1.103 1.818
Case13* PU, PD, WL sleepy stack* 4.31E-05 1.16E-10 41.12 0.034 1.112 2.389
5.5 Active power
Table 6: Active power
1xVth 1.5xVth 2xVth 1xVth 1.5xVth 2xVth 1xVth 1.5xVth 2xVth1xVth 1.5xVth 2xVth
Case1 Low-Vth Std 8.19E-04 2.04E-03 1.000 1.000
Case2 PD high-Vth 7.67E-04 7.48E-04 1.48E-03 1.41E-03 0.936 0.913 0.724 0.691
Case3 PD, WL high-Vth 7.02E-04 6.78E-04 1.26E-03 9.75E-04 0.858 0.829 0.618 0.478
Case4 PU, PD high-Vth 7.60E-04 7.31E-04 1.17E-03 1.19E-03 0.928 0.893 0.572 0.582
Case5 PU, PD, WL high-Vth 6.86E-04 6.89E-04 8.82E-04 7.50E-04 0.838 0.842 0.432 0.368
Case6 PD stack 7.58E-04 1.37E-03 0.926 0.669
Case7 PD, WL stack 5.45E-04 8.12E-04 0.665 0.398
Case8 PU, PD stack 7.41E-04 1.22E-03 0.905 0.596
Case9 PU, PD, WL stack 5.22E-04 5.97E-04 0.637 0.293
Case10 PD sleepy stack 8.03E-04 8.03E-04 1.65E-03 1.66E-03 0.981 0.981 0.807 0.811
Case11 PD, WL sleepy stack 6.32E-04 5.87E-04 1.20E-03 1.22E-03 0.773 0.717 0.586 0.600
Case12 PU, PD sleepy stack 7.87E-04 8.23E-04 1.60E-03 1.6 E-03 0.961 1.005 0.786 0.797















Table 6 shows power consumption during read operations. Theactive power consumption includes dynamic
power used to charge and discharge SRAM cells plus leakage pow r consumption. At 25oC leakage power is less
than 20% of the active power in case of the standard low-Vth SRAM cell in 0.07µ technology according to the
modeling we use from [17]. However, leakage power increases10X as the temperature changes to 110oC although
active power increases 3X. At 110oC, leakage power is more than half of the active power from our simulation
results. Therefore, without an effective leakage power reduction technique, total power consumption – even in
active mode – is affected significantly.
5.6 Static noise margin
Changing the SRAM cell structure may change the static noiseimmunity of the SRAM cell. Thus, we measure the
static noise margin (SNM) of the sleepy stack SRAM cell and the conventional 6T SRAM cell using the butterfly
plots in Figure 8. The SNM is defined by the size of the maximum nested square in a butterfly plot. The SNM of the
sleepy stack SRAM cell is measured twice in active mode and sleep mode, and results are shown in Table 7. The
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Sleepy stack SRAM cell (active mode)
  
Sleepy stack SRAM cell (sleep mode)  
  
Figure 8: Static noise margin analysis
Table 7: Staci noise margin
Active mode Sleep mode
Case1 Low-Vth Std 0.299 N/A
Case10 PD sleepy stack 3.167 0.362
Case11 PD, WL sleepy stack 0.324 0.363
Case12 PU, PD sleepy stack 0.299 0.384
Case13 PU, PD, WL sleepy stack 0.299 0.384
Static noise margin (V)
Technique
SNM of the sleepy stack SRAM cell in active mode is0.30V and almost similar to the SNM of the conventional
SRAM cell. In sleep mode, the SNM of the sleepy stack SRAM cellis improved to0.38V . Therefore, the sleepy
stack SRAM cell appears to be similar to a conventional SRAM cell in static noise immunity. Although we did
not perform a process variation analysis, we expect that thehigh SNM of the sleepy stack SRAM cell makes the
technique as immune to process variations as a conventionalSRAM cell.
6 Conclusions
In this paper we have presented and evaluated our newly proposed ”sleepy stack SRAM.” For example, the sleepy
stack SRAM provides the largest leakage savings – 416X – among all alternatives considered. Specifically, com-
pared to a standard SRAM cell – Case1 – Table 4 shows that at 110oC and 2xVth, Case13 reduces leakage by
416X as compared to Case1; unfortunately, this 416X reduction omes as a cost of a delay increase of 50.4% and
an area penalty of 113%. Resizing the sleepy stack SRAM can reduce delay significantly at a cost of less leakage
savings; specifically, Case13* is an interesting pareto point as discussed in Section 5.4.
We believe that this paper presents a dramatic development because our sleepy stack SRAM seems to provide, in
general, the lowest leakage pareto points of any VLSI designstyle known to the authors. Given the nontrivial area
penalty (e.g., up to 138.9% for Case13* in Table 5), perhaps sleepy stack SRAM would be most appropriate for a
small SRAM intended to store minimal standby data for an embedded system spending significant time in standby
mode; for such a small SRAM (e.g., 16KB), the area penalty maybe acceptable given system-level standby power
12
requirements. If absolute minimum leakage power is extremely critical, then perhaps specific target embedded
systems could use sleepy stack SRAM more widely.
For future work, we will model the dynamic and leakage power consumption and delay of the rest of SRAM
(address decoder, sense amplifier, precharging logic and column MUX) and evaluate techniques for architectural
level SRAM power reduction.
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